High performance stress-enhance mosfet and method of manufacture

ABSTRACT

A semiconductor structure and method of manufacturing and more particularly a CMOS device with a stress inducing material embedded in both gates and also in the source/drain region of the PFET. The PFET region and the NFET region having a different sized gate to vary the device performance of the NFET and the PFET.

FIELD OF THE INVENTION

The invention generally relates to a semiconductor device and method of manufacture and, more particularly, to a semiconductor device and method of manufacture which imposes tensile and compressive stresses in the device during fabrication.

BACKGROUND DESCRIPTION

Mechanical stresses within a semiconductor device substrate can modulate device performance. That is, stresses within a semiconductor device are known to enhance semiconductor device characteristics. Thus, to improve the characteristics of a semiconductor device, tensile and/or compressive stresses are created in the channel of the n-type device (e.g., NFETs) and/or p-type devices (e.g., PFETs). However, the same stress component, either tensile stress or compressive stress, discriminatively affects the characteristics of an n-type device and p-type device.

For example, it has been known that a device exhibits better performance characteristics when formed on a silicon layer (or cap) that is epitaxially grown on a SiGe layer that has relaxed on top of the silicon substrate. In this system, the silicon cap is subject to biaxial tensile strain. When epitaxially grown on silicon, an unrelaxed SiGe layer will have a lattice constant that conforms to that of the silicon substrate. Upon relaxation (through a high temperature process for example) the SiGe lattice constants approaches that of its intrinsic lattice constant which is larger than that of silicon. A fully relaxed SiGe layer has a lattice constant close to its intrinsic value. When the silicon is epitaxially grown thereon, the silicon layer conforms to the larger lattice constant of the relaxed SiGe layer and this applies physical biaxial stress (e.g., expansion) to the silicon layer being formed thereon. This physical stress applied to the silicon layer is beneficial to the devices (e.g., CMOS devices) formed thereon because the expanded silicon layer increases n-type performance while a higher Ge content in the SiGe layer improves p-type performance.

In order to maximize the performance of both NFETs and PFETs within integrated circuit (IC) chips, the stress components should be engineered and applied differently for NFETs and PFETs. That is, because the type of stress which is beneficial for the performance of an NFET is generally disadvantageous for the performance of the PFET. More particularly, when a device is in tension (e.g., in the direction of current flow in planar device), the performance characteristics of the NFET are enhanced while the performance characteristics of the PFET are diminished. To selectively create tensile stress in an NFET and compressive stress in a PFET, distinctive processes and different combinations of materials are used.

For example, a trench isolation structure has been proposed for forming the appropriate stresses in the NFETs and PFETs, respectively. When this method is used, the isolation region for the NFET device contains a first isolation material which applies a first type of mechanical stress on the NFET device in a longitudinal direction (e.g., parallel to the direction of current flow) and in a transverse direction (e.g., perpendicular to the direction of current flow). Further a first isolation region and a second isolation region are provided for the PFET and each of these isolation regions applies a unique mechanical stress on the PFET device in the transverse and longitudinal directions.

Alternatively, liners on gate sidewalls have been proposed to selectively induce the appropriate stresses in the channels of the FET devices (see, Ootsuka et al., IEDM 2000, p. 575, for example). By providing liners the appropriate stress is applied closer to the device than the stress applied as a result of the trench isolation fill technique.

While these methods do provide structures that have tensile stresses being applied to the NFET device and compressive stresses being applied along the longitudinal direction of the PFET device, they may require additional materials and/or more complex processing and thus, resulting in higher costs. Further, the level of stress that can be applied in these situations is typically moderate (i.e., on the order of 100s MPa). Therefore, it is desired to provide more cost-effective and simplified methods for creating large tensile and compressive stresses in the channels NFET and PFET, respectively.

SUMMARY OF THE INVENTION

In a first aspect of the invention, a method of manufacturing a semiconductor structure includes forming, simultaneously, a layered structure with an underlying stress inducing material, in a p-type field-effect-transistor (PFET) channel region and a n-type field-effect-transistor (NFET) channel region. The method further includes protecting the NFET channel region while forming a layer over the underlying stress inducing material of the PFET channel region to reduce the stress effect in the PFET channel region. An island is etched in the NFET channel region and the PFET channel region of different sizes, wherein the size of the island in the NFET channel region creates a higher resultant stress component than in the PFET channel region. A stress inducing material is formed in etched portions of the PFET channel region creating an opposite stress component in the PFET channel region than in the NFET channel region.

In another aspect of the invention, a method of manufacturing a semiconductor structure is provided. The method includes forming a stress-inducing layer on a substrate in an NFET region and a PFET region and forming a top layer over the stress-inducing layer in the NFET region and the PFET region. Prior to the trench etching, spacer sidewalls are placed next to the gate, which protect and cover the gate during the remainder of the manufacture process. The size of the spacers differs for the NFET and the PFET, respectively. Trenches are etched into sides of the PFET region and the NFET region.

Furthermore, in another aspect of the invention, a semiconductor structure is provided that includes a PFET and NFET channel formed in a substrate such as, for example, a Si layer. The PFET and NFET devices have a layered structure of the same materials in the channel region. Trenches are etched that result in different size of the PFET channel region and the NFET channel region, thus resulting in different stress components.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 a through 1 h represent a fabrication process to form a device in accordance with the invention;

FIG. 2 a illustrates a location of stress in a NFET device according to the invention;

FIG. 2 b shows a graph of stress as a function of longitudinal distance to the center of the gate of the NFET device in accordance with the invention; and

FIG. 3 illustrates and compares the Average Channel Stress as function of the Halfwidth of the gate for various pseudomorphic SiGe layer thicknesses and their varying Ge-content.

DETAILED DESCRIPTION OF EMBODIMENTS OF THE INVENTION

This invention is directed to a semiconductor device and method of manufacture, which provides tensile stress in the NFET channel and compressive stress in the PFET channel of the CMOS. In embodiments of the invention, the stresses formed in the NFET and PFET channel can be achieved on a same substrate using similar processing steps, thus reducing the overall material costs and time for producing such device. In embodiments, channels are formed in the silicon layer in the area of the formation of the NFETs and PFETs. The channels of the devices are then separately and selectively treated such that while one channel is covered, the other channel can be etched and filled to obtain desired properties. In one implementation, sidewall spacers of a larger dimension are formed on a NFET gate than a PFET gate. Upon etching the trenches using the spacers as etching mask, the larger gate configuration imparts a larger tensile stress in the NFET region, whereas the smaller sidewall spacers in the PFET region reduce a stress component in the PFET region. By applying these techniques, tunable tensile or compressive forces can be achieved in the overlying epitaxially grown layers in the channels of the NFETs and PFETs, respectively. In one embodiment, the gate island formed after etching the source and drain trenches differ in size. This fabrication process of the invention results in devices with improved channel properties.

FIGS. 1 a through 1 h represent a fabrication process to form a device according to the invention. In FIG. 1 a, a substrate including for example a silicon-on-insulator (SOI) layer 10 or the like is provided. An optional buried oxide layer (BOX) 12 may also be formed on the SOI 10 with a silicon layer 14 on the BOX 12. FIG. 1 a further shows a pseudomorphic SiGe layer 16 is epitaxially grown on the silicon layer 14, followed by another epitaxial silicon layer 18.

In embodiments, the thicknesses of the layers are in various ranges including. For example, the BOX 12 may be between 1200 Å and 1600 Å, and the silicon layer 14 may be between 10 Å and 1000 Å, preferably 700 Å in thickness. Additionally, the SiGe layer 16 may be between 90 Å and 500 Å, preferably 400 Å; the Si layer 18 may be between 50 Å and 400 Å, preferably 300 Å. It should be understood, though, that the thickness of these layers can vary, depending on the various design parameters of the device.

In implementation, the pseudomorphic SiGe layer 16 is epitaxially grown in a conventional manner. The Ge content may be greater than 0% in ratio to the Si content, with a range, in embodiments, of between 20% to 30% being contemplated by the invention. The silicon layer 18 on the pseudomorphic SiGe layer 16 can be deposited in a conventional manner via any selective epitaxial silicon formation technique, for example rapid thermal chemical vapor depositions (RTCVD) or molecular beam epitaxy (MBE) may be used to epitaxially grow device quality silicon.

FIG. 1 b shows the separated channels (or device regions) formed by shallow trench isolation (STI) 20. The insulating trenches 20 are formed by conventional patterning processes including lithography and etching steps. For example, the stacked layers 14, 16, 18 are patterned to form STIs 20 using standard techniques of pad oxidation, pad nitride deposition, lithography based patterning, reactive ion etching (RIE) of the stacked layers, to the buried oxide. A liner deposition, fill deposition, and chemical mechanical polish, for example, can then be used to form the STI 20. The STI formation process is well known in the art.

FIG. 1 c depicts the preparation of the gate electrodes. Placement of a polysilicon gates 22 capped with, for example, SiN layer 28, is performed through conventional processing in both the NFET and PFET region of the device. This process includes lithography and etching steps. By way of example, a polysilicon layer capped with a SiN protection layer 28 is formed on the structure. A lithography process is applied which entails applying a photoresist on the SiN capped polysilicon layer, exposing the photoresist to a pattern of radiation, and developing the pattern utilizing a conventional resist developer. Following the lithography step, a conventional etching process such as RIE, plasma etching, ion beam etching, or laser ablation may be employed in transferring the pattern to active areas of the NFET region and PFET region to form SiN capped polysilicon gates 22.

Still referring to FIG. 1 c, polysilicon gates 22 are capped with a SiN protection layer 28. Sidewalls of the gates 22 are also protected with SiN, forming spacers 24 and 26. The cap 28 and the polysilicon sidewall spacers 24 and 26 are also formed in a conventional manner. In this processing, for example, a sacrificial block material is deposited on the structure. In one embodiment, the sacrificial material is a nitride material (e.g., Si₃N₄), which forms the SiN elements 24, 26 and 28.

The layers 24, 26 and 28 can be formed in a conventional manner, such as by chemical vapor deposition (CVD) using a silane source. Other techniques which may be suitable for forming a nitride layer include LPCVD, and atmospheric pressure CVD (APCVD).

The size of the polysilicon gates 22 and its sidewall spacers 24 and 26, which cover the underlying layer 18 in the PFET and NFET region, respectively, ranges from 200 Å to 1300 Å. It should be understood that this is applicable for gate lengths centered around a nominal value (smallest size of the technology). For example, 400 Å is a reasonable gate length for a 65 nm technology. For purpose of device performance and analysis, the size of the gate is communicated in halfwidths. The halfwidth comprises the size covered from the center of the gate to the outer edge of the spacer. In embodiments, the halfwidth of the NFET gate is larger than the halfwidth of the PFET gate. The larger NFET gate halfwidth will result in a larger tensile stress in the NFET region due to a larger area covering the underlying SiGe material. Also, the smaller halfwidth of the PFET gate configuration results in a reduction of tensile stress which is imparted by the underlying SiGe layer. In this manner, a higher compressive stress component can be imparted on the PFET gate in subsequent processing steps.

For example, the polysilicon gates 22 range in total size about 400 Å, thus having a preferred halfwidth of 200 Å (measured from the center to the edge). For the NFET region, the spacer 26 covers a size in the range of 50 Å to 500 Å, with a preferred range from 200 Å to 300 Å. Therefore, under preferred conditions and not limiting to the invention, the halfwidth of the NFET device ranges from 400 Å to 500 Å, however other combinations of the halfwidth of gate 22 and spacer 26 are contemplated. For the PFET region, the size of spacer 24 ranges from 50 Å to 300 Å, with 100 Å being preferred; however shorter sizes of spacer 24 are contemplated. Taking the above values in consideration, the halfwidth of the PFET gate ranges from 250 Å to 350 Å. The different sizes of the spacers results in higher tensile stress in the NFET channel region and reduces the tensile stress in the PFET channel region.

FIGS. 1 d through 1 h show the fabrication process of the gate structures, including the source and drain (S/D) regions for the NFET and PFET channel, respectively. A hard mask 30 is placed onto the PFET region prior to the preparation of the S/D trenches in the NFET channel. The regions in the NFET adjacent to the stack formed by layers 16, 18, 28, and 26 are etched down ideally to the silicon layer 14. This etching results in an elastic relaxation of the edges of the SiGe layer, creating a tensile strain placed on the upper Si layer, by the SiGe layer.

FIG. 1 e depicts the device after epitaxial silicon 32 is selectively grown in the S/D trenches adjacent to the gate island formed by the SiGe and Si layers. In view of the above described dimensions, the resulting gate island results in a longitudinal size between 400 Å and 1300 Å and has a preferred halfwidth range of 400 Å to 500 Å. The pseudomorphic SiGe layer 16 within the gate island in the NFET region exercises a tensile stress onto the epitaxially grown Silicon 18 in the channel resulting in improved NFET device characteristics.

FIG. 1 f-analogous to FIG. 1 d-presents the S/D preparation of the PFET region. In this processing step, a protective hard mask 30 is placed over the NFET region and the S/D trenches adjacent to the stack formed by layers 16, 18, 22, 24, and 28 are etched down ideally to Si layer 14.

FIG. 1 g depicts the filled S/D trenches of the PFET device. In contrast to the NFET region, these trenches are filled with SiGe material 34, which is grown epitaxially. The longitudinal dimensions of these elements are smaller to those described above for the NFET region. The PFET gate island formed by layers 16 and 18 has a resulting size of 200 Å to 400 Å, resulting in a preferred halfwidth of 150 Å. The SiGe material 34 induces a compressive stress on the Si channel of the PFET device, resulting in improved PFET device characteristics.

FIG. 1 h shows the fabricated CMOS device disposed of the sacrificial material. The ratio of the eSiGe material 34 can vary between any germanium above 0% with respect to the total amount of silicon and germanium in the trench.

FIG. 2 a illustrates the locations of the stresses in an NFET device according to the invention. As shown in FIG. 2 a, tensile stresses are present in the channel of the NFET. More specifically, in the structure of the invention, the lattice structure of the SiGe layer 16 matches the lattice structure of the underlying Si layer 14. This results in the SiGe layer 16 and the surrounding areas being under a compressive stress. Upon etching the S/D trenches, the edges of the SiGe layer will undergo elastic relaxation, resulting in a tensile stress of the Si layer 18 in the channel.

FIG. 2 b illustrates the course of stress as a function of longitudinal distance to the center of the gate of the NFET device. For a Ge content of 20% and a thickness of Si layer 18 of about 200 Å, the current invention provides tensile stresses in the range of about 300 MPa. In implementations, the preferred range of the longitudinal stress component (stress in direction of current flow from source to drain) in the Si layer 18, is preferred to be greater than 100 MPa. FIG. 2 b also shows that the tensile stresses extent laterally into the epitaxially grown Si elements 32 and tensile stresses above about 100 MPa reaches up to 150 Å into the Si element 32 and reaches relaxation at about 250 Å from the edge of the gate.

FIG. 3 show the course of stress as a function of the halfwidth with varying sizes of the thickness of SiGe layer 16 into the above lying silicon layers 18. As shown in this graph, the Ge content of the SiGe layer ranged from 20% to 30%. The halfwidth of the NFET ranges from about 150 Å to 500 Å. Interestingly, high stresses (above 200 MPa) can be triggered by varying the Ge content or the thickness of layer 16. For example at a NFET halfwidth of 300 Å and a PFET halfwidth of about 150 Å, stress above about 200 MPa can be reached by either a 25% Ge-content and a thickness of about 400 Å or a 30% Ge-content and a thickness of about 200 Å. Furthermore, changing the thickness or the Ge-content of layer 16 shows an hyperbolic course of stress with varying halfwidths, and gives in the current FIG. 3 a maximum at about 575 MPa, when the thickest and most concentrated layer 16 is measured at a halfwidth of about 500 Å

Thus, in the structure of the invention, tensile stresses are now formed in the channel of NFET and compressive stresses are formed in the PFET. By allowing such stresses, high device performance can be achieved. In addition, with the processes of the invention, the manufacturing costs can be reduced while resulting in higher yields.

While the invention has been described in terms of embodiments, those skilled in the art will recognize that the invention can be practiced with the modification within the spirit and scope of the appended claims. For example, the invention can be readily applicable to bulk substrates. 

1. A method of manufacturing a semiconductor structure comprising: forming, simultaneously, a layered structure with an underlying stress inducing material, in a p-type field-effect-transistor (PFET) channel region and a n-type field-effect-transistor (NFET) channel region; forming sidewall spacers of different sizes on NFET and PFET regions; and etching an island in the NFET channel region and the PFET channel region comprising a channel length corresponding to the different sizes of the sidewall spacers, wherein the channel length of the NFET creates a higher resultant stress component in the NFET channel region than the PFET channel region; and forming a stress inducing material in etched portions of the PFET channel region creating an opposite stress component in the PFET channel region than in the NFET channel region.
 2. The method of claim 1, wherein the layered structure with an underlying stress inducing material includes a top layer of Si and an underlying layer of SiGe, wherein the channel length is different in the NFET or PFET channel regions.
 3. The method of claim 1, wherein the NFET channel region is longer than the PFET channel region.
 4. The method of claim 2, wherein the NFET channel region has a gate island wider than the PFET channel region.
 5. The method of claim 1, wherein the layered structure with an underlying stress inducing material includes SiGe underneath a Si layer, wherein a halfwidth of the NFET channel region is larger than a halfwidth of the PFET channel region.
 6. The method of claim 5, wherein the germanium content of the SiGe is approximate from 20% and 30%.
 7. The method of claim 5, wherein the halfwidth of the NFET channel region is approximately 400 Å to 500 Å.
 8. The method of claim 5, wherein the halfwidth of the NFET channel region increases tensile stress in the NFET channel region.
 9. The method of claim 8, wherein the stress inducing material in etched portions of the PFET channel region create compressive forces in the PFET channel region.
 10. The method of claim 1, wherein the etching and forming steps of the PFET channel region are provided while the NFET channel region is protected.
 11. A method of manufacturing a semiconductor structure comprising: forming a stress inducing layer on a substrate in an NFET region and a PFET region; etching trenches into sides of the PFET region and the NFET region forming gate islands comprising a different size for the NFET region than for the PFET region, the trenches creating a tensile stress in the NFET region and reducing a tensile stress in the PFET region; and filling the trenches with a first material for the NFET region and a second material for the PFET region, the second material creating a compressive stress in the PFET region.
 12. The method of claim 11, wherein the different size of the NFET gate island is provided by forming a larger spacer to gate sidewalls in the NFET region than that of the PFET region.
 13. The method of claim 12, wherein the gate island in the NFET region and the PFET region are comprised of a same material and a larger gate island in the NFET region substantially increases the stress imposed by the stress inducing layer.
 14. The method of claim 11, wherein the stress inducing material is a silicon germanium composite.
 15. The method of claim 14, wherein the first material is silicon.
 16. The method of claim 11, wherein a size of the gate islands in the NFET and PFET regions differ by 50 Å to 400 Å.
 17. The method of claim 11, wherein the second material is a silicon germanium composite.
 18. A semiconductor structure comprising a PFET device and an NFET device, the PFET device and the NFET device having a layered structure of the same materials in the channel region, wherein a gate island in an NFET channel region of the NFET device is larger than a gate island in a PFET channel region of the PFET device, and trenches of the PFET channel region and the NFET channel region are comprised of different materials.
 19. The structure of claim 18, wherein the layered structure includes a top layer of a smaller surface area in the PFET channel region than the NFET channel region which reduces a tensile stress generated by a stress inducing underlying layer.
 20. The structure of claim 19, wherein the layered structure includes a stress inducing layer which is a silicon germanium composite and the trenches of the PFET channel region is comprised of a silicon germanium composite. 